Blog

DEEP RESEARCH · SEMICONDUCTORS · HBM4 · INTERPOSERS

The HBM4 Era: Tectonic Shifts in Interposer Technology and Market Realignment

The three battlefields a 2048-bit interface created — and how silicon, organic and glass paradigms compare

Date: 2025-07-05 · Advanced-packaging industry analysis · Personal study notes based on a Gemini Deep Research output

All investment decisions are your own responsibility. This is research, not a buy or sell recommendation.

0. Bottom line first

HBM4 is not a routine performance bump — it is an inflection point for the entire interposer market. The 2048-bit interface forces three problems open at once: (1) manufacturing & scalability, (2) electrical integrity, and (3) thermo-mechanical stability. Three paradigms now compete to solve them: silicon (TSMC CoWoS), organic RDL (ASE FOCoS / CoWoS-R/L), and glass core substrates (GCS).

The three battlefields HBM4 opened upManufacturing · Electrical · Thermo-Mechanical
ManufacturingBeyond the reticle limit
Mask stitching, yield game
Electrical2048-bit · skinny traces
Insertion loss · crosstalk · PDN
Thermo-MechCTE mismatch
Warpage · heat density
Three paradigmsSilicon / Organic RDL / Glass
The interposer is morphing from a passive substrate into a 'system integration backbone'

1. The HBM4 inflection: rewriting interconnect demand

HBM's performance comes not from clock speed but from an extremely wide memory bus. The 1024-bit bus of HBM3 doubles to 2048-bit in HBM4 — and the decisive constraint is that the doubling must happen without increasing the HBM stack's physical shoreline.

Bus width

1024 → 2048-bit

Interface doubles. Microbump count per stack roughly doubles (about 4,000 → 8,000) in the same footprint.

Bump pitch

Sub-55µm

Tighter than HBM3's 55µm — interposer wiring density grows exponentially.

Stack height

Up to 16-Hi · 64GB

16-Hi stacking brings capacity to 64GB per stack, while TSV routing complexity inside the stack escalates.

SiP

12+ HBM stacks

Roadmaps call for 12+ HBM4 stacks alongside logic dies — interposer area blows past the 858 mm² reticle.

Official fact: The JEDEC-finalized HBM4 doubles the interface from 1024 to 2048-bit and supports 16-Hi stacks for up to 64GB per stack. AMD's MI300 already integrates 8 HBM stacks, and HBM4-era designs target 12+.

Interpretation: The problem has left the realm of 'just scaling' and entered physics and materials. Silicon answers with sub-micron miniaturization; organic and glass answer with detours that avoid silicon's wafer limits.

2. The interposer's ordeal: core technical challenges

A. Manufacturing & scalability — the reticle wall and 'mask stitching'

The single-shot photolithography limit is about 858 mm² (26×33mm). Modern AI accelerators need interposers several times larger, so leading foundries use mask stitching — aligning and exposing multiple mask patterns to build a single oversized interposer.

YearReticle multipleHBM stacks supported
20161.5x—
Today3.3x8× HBM3
2025–20265.5x~6x12× HBM4
20278x~9xNext-gen AI accelerators

Official fact: A silicon interposer wafer costs roughly $500–$650 to process, and a multi-reticle CoWoS-based NVIDIA H100 reaches about $30,000 in chip pricing. A single defect on a huge interposer scraps the expensive logic and HBM stacks above it — a high-stakes yield game.

B. Electrical integrity at terabyte scale

SI

Insertion loss

Thin traces have high resistance, attenuating voltage with distance — limiting the effective reach of signals across the interposer.

SI

Crosstalk (PSXT)

Skinny traces packed close together close the signal 'eye' — Alphawave Semi flags it as the dominant offender at HBM4.

PI

Power delivery (PDN)

One HBM stack can draw 20W+. The interposer RDL must deliver this with very low impedance.

Fix

Embedded DTC / MIM caps

Deep-trench and MIM capacitors built into the interposer absorb transient demand and keep ripple within 2–3%.

C. Thermo-mechanical stability — warpage and heat

Official fact: Warpage comes from CTE mismatch between silicon dies (~3 ppm/°C) and organic substrates (~17 ppm/°C). In 85×85mm packages, even small warpage stresses thousands of microbumps and triggers opens or delamination. 300mm reconstituted wafers typically allow up to 1mm of warpage, but yield-friendly targets are below 0.5mm.

Official fact: TSMC is testing on-chip liquid cooling for packages dissipating up to 2.6kW. HBM junction temperatures must stay under 85°C to avoid throttling.

Interpretation: Signal, power, thermal and mechanical issues are entangled — a Hydra where solving one head grows another. This is why multiphysics EDA (e.g., Siemens' Calibre 3DStress) has become indispensable.

3. The competing paradigms: silicon · organic RDL · glass

A. Incumbent — Silicon interposer (TSMC CoWoS)

  • CoWoS-S (Silicon): One giant silicon interposer with TSVs and sub-1µm L/S. Powers NVIDIA H100, AMD MI300. Highest density but cost-heavy and size-limited.
  • CoWoS-R (RDL): Replaces silicon with organic RDL. Cheaper, better stress buffer, but L/S ~2µm.
  • CoWoS-L (LSI + RDL): Small silicon bridges (LSI) embedded into a larger organic RDL — cost-efficiently breaches the reticle wall.

Official fact: TSMC plans to expand CoWoS-L to 5.5x reticle by 2026 and 8–9x by 2027 — enough for 12+ HBM4 stacks. From 2028, TSMC plans a panel-based CoPoS (Chips on Panel on Substrate), with NVIDIA expected as a key partner.

B. Challenger — Organic / RDL-First interposers (ASE FOCoS, etc.)

FOWLP / FOPLP-based fan-out is the core. The die is embedded in molding compound; RDL is formed on top. Two flows split the field: chip-first (cheap, but with die-shift risk) versus RDL-first / chip-last (glass carrier, higher precision and yield, but pricier). The strategic prize: avoid silicon wafers and TSVs, and use rectangular FOPLP panels for area efficiency vs. round wafers.

C. Disruptor — Glass Core Substrate (GCS) and glass interposers

Electrical

Low-Dk, low-loss

Glass is an excellent insulator with dramatically lower high-frequency loss and crosstalk than silicon.

CTE

3~8 ppm/°C

Tunable CTE close to silicon's, easing solder-joint stress and improving dimensional stability against warpage.

Scale

510×515mm panels

Large rectangular panels unlock economies of scale that 300mm round wafers cannot match.

Optical

CPO-ready

Optical waveguides can be built into glass itself — an ideal platform for Co-Packaged Optics.

Headwinds: brittleness/handling, low thermal conductivity (~1 W/mK), immature high-aspect-ratio TGV processes, and current L/S ~2µm — still behind silicon.

Table 1 · Interposer technology comparison

MetricSilicon (CoWoS-S)Organic/RDL (FOCoS, CoWoS-R)Glass core / interposer
Min L/S< 1µm (bridges 0.4/0.4µm)~2µm / 2µm~2µm / 2µm (roadmap <1µm)
Max package sizeWafer + stitching (~9× reticle, ~7700 mm²)Panel-based, highly scalablePanel-based (510×515mm), very high
Electrical lossHigh (semiconductor)Low (low-Dk)Very low (excellent insulator)
Thermal conductivityExcellent (~150 W/mK)Low to moderateLow (~1 W/mK); thermal vias needed
CTE (ppm/°C)~3 (good die match)High (~15–50)~3–8 (tunable)
Relative costHighLow to moderateHigh upfront; potentially low at scale
Ecosystem maturityVery highHighLow but growing fast
Key strengthHighest densityLowest costBest electrical + scalability

4. The ecosystem fight: key players and supply chain

Demand side (chip designers)

  • NVIDIA · AMD · Intel: AI accelerators and HPC CPUs — their next-gen designs set the interposer roadmap.
  • Hyperscalers (Google, Amazon, Microsoft): Growing custom AI silicon (e.g., TPU) is now a major demand driver for advanced packaging.

Supply side (Foundry & OSAT)

  • TSMC: CoWoS-S/R/L is the de facto standard for high-end AI silicon.
  • Intel: EMIB (vs CoWoS-L) and Foveros (3D stacking). Has shifted from in-house glass R&D to external sourcing.
  • Samsung: foundry-side 2.5D/3D services plus Samsung Electro-Mechanics (SEMCO) targeting GCS mass production in 2026–2027.
  • ASE · Amkor: World's #1/#2 OSAT players — pushing FOCoS / RDL-First as a cost alternative to silicon.

The emerging glass supply chain

  • GCS / interposer developers: Absolics (SKC subsidiary) — building a U.S. Georgia plant with up to $75M CHIPS Act direct grants + $100M R&D, targeting 2025 production. Samsung Electro-Mechanics, DNP, Ibiden.
  • Specialty glass: Corning, Schott, AGC.
  • TGV processing equipment: LPKF (LIDE), 3D-Micromac.
  • Inspection & metrology: KLA (Lumina), Onto Innovation (Firefly).
  • EDA & IP: Cadence, Synopsys, Siemens EDA (Innovator3D IC, Calibre 3DStress, etc.).

Table 2 · Advanced-packaging ecosystem map

Value chainKey companiesCore tech / role
Chip design / demandNVIDIA, AMD, Intel, Google, AmazonAI accelerators, HPC CPUs, custom silicon
FoundryTSMCCoWoS-S/R/L, InFO, SoIC (market leader)
IDMIntelEMIB, Foveros, GCS
Foundry/IDMSamsung2.5D/3D foundry services
OSATASE, AmkorFOCoS, Fan-Out WLP/PLP
Substrate / interposerAbsolics (SKC)Glass core substrate (GCS)
Substrate / interposerSamsung Electro-MechanicsFCBGA, GCS development
Substrate / interposerDNP, IbidenGlass interposer / GCS development
Raw materialCorning, Schott, AGCSpecialty glass wafers / panels
EquipmentLPKF, Applied Materials, 3D-MicromacTGV laser, deposition, etch
Inspection / metrologyKLA, Onto InnovationGlass / TGV defect inspection
EDA & IPCadence, Synopsys, Siemens EDA3D-IC design suites, multiphysics simulation

Catalyst — U.S. CHIPS Act

Official fact: Absolics has been awarded up to $75M in direct CHIPS grants and $100M in R&D grants for its Georgia GCS facility. CHIPS for America's National Advanced Packaging Manufacturing Program (NAPMP) accelerates the U.S. advanced-packaging ecosystem.

5. Next frontier: where interconnects go after HBM4

HBM5 ~ 2029

4096-bit + hybrid bonding

I/O doubles again. Direct Cu-Cu hybrid bonding (sub-10µm pitch) becomes unavoidable beyond microbumps.

Cooling

Immersion → embedded

Stack power rises from HBM4 ~75W to HBM5 100W+. Immersion cooling mainstreams; by HBM7, embedded fluid channels (TTV) sit between dies.

HBM6

Hybrid glass-silicon

Hybrid interposers blending silicon and glass strengths may emerge.

CPO

Optical-electrical fusion

Pluggable optics ~15 pJ/bit → CPO target <1 pJ/bit. Glass's built-in waveguides give it a decisive long-term edge.

2.5D → true 3D: not a replacement but a complement. Future systems stack 3D chiplets (logic + cache) on top of a vast 2.5D interposer that delivers power, cooling and electrical/optical links — turning the interposer into a true 'system integration backbone'.

6. Strategic analysis & investment read

Idea 1

Gatekeeping tech in glass

Specialty glass (Corning, Schott), high-precision TGV processing (LPKF), inspection/metrology (KLA, Onto Innovation) — picks-and-shovels regardless of who wins packaging.

Idea 2

Multiphysics EDA

Siemens, Cadence, Synopsys — tools that co-optimize SI/PI/thermal/mechanical have deep moats and margins.

Idea 3

Bottleneck plays

Stable supply of specialty glass panels and TGV capacity are the next chokepoints — early movers gain pricing power.

Competitive outlook

  • Short term (1–3 yrs): TSMC CoWoS holds the high-end standard. Organic RDL grows share in cost-sensitive volume markets.
  • Mid term (3–6 yrs): Intel / Samsung lead initial GCS commercialization in HPC and CPO-based networking. CoWoS-L vs GCS becomes a real fight.
  • Long term (6+ yrs): If glass clears its manufacturing hurdles, CPO mainstreaming could make it the next packaging standard. Silicon may shrink to a 'bridge chiplet' (LSI) role inside larger glass/organic systems.

Recommendations by stakeholder

  • Chip designers (NVIDIA, AMD): dual-source — keep TSMC CoWoS for shipping products while co-designing with Absolics, Samsung Electro-Mechanics, etc., for the next generation.
  • Investors: focus on irreplaceable equipment and materials (Corning, LPKF, KLA, Onto Innovation) that grow regardless of which packaging vendor wins.
  • Equipment / material suppliers: getting into early partnerships (Absolics ↔ Georgia Tech ↔ Applied Materials; SEMCO ↔ partner consortia) is the long-term survival ticket. R&D should focus on TGV throughput / quality, non-destructive inspection, and stable handling of fragile panels.

One line: HBM4 is not just a memory event — it is the inflection point for the whole interposer market. The silicon / organic / glass three-way race, the evolution into a 'system integration backbone', and the gatekeeping suppliers along that path are the core of the next cycle.

Sources

Naver original